When using static gates as building blocks, the most fundamental latch is the simple SR latch, where S and R stand for set and reset. It can be constructed from a pair of cross-coupled NOR or NAND logic gates. The stored bit is present on the output marked Q.
The inputs are generally designated S and R for Set and Reset respectively. Because the NAND inputs must normally be logic 1 to avoid affecting the latching action, the inputs are considered to be inverted in this circuit (or active low).
►Subscribe to our new channel:
Other subject playlist Link:
►Design and Analysis of algorithms (DAA):
► Theory of Computation
►Structured Query Language (SQL):
►Cloud Computing & BIG Data:
►Programming in C:
Our social media Links:
► Subscribe us on YouTube: https://www.youtube.com/gatesmashers
► Like our page on Facebook: https://www.facebook.com/gatesmashers
► Follow us on Instagram: https://www.instagram.com/gate.smashers
► Follow us on Telegram: https://t.me/gatesmashersofficial
►For Any Query, Email us at: firstname.lastname@example.org
►Be a Member & Give your Support on the below link: https://www.youtube.com/channel/UCJihyK0A38SZ6SdJirEdIOw/join